The main problem associated with comparing distributed discrete event simulation mechanisms is the need to base the comparisons on some common problem specification. This paper presents a specification strategy and language which allows the same simulation problem specification to be used for both distributed discrete event simulation mechanisms as well as the traditional single event list mechanism. This paper includes: a description of the Yaddes specification language; a description of the four simulation mechanisms currently supported; the results for three simulation examples; and an estimate of the performance of a communication structure needed to support the various simulation mechanisms. Currently this work has only been done on a uniprocessor emulating a multiprocessor. This has limited some of our results but lays a significant basis for future simulation mechanism comparison.
INTRODUCTION A N D MOTIVATION
In this paper we advocate the use of a unified modeling methodology for the specification of discrete event simulations. The modeling methodology we have chosen is based on Chandy-Misra distributed discrete event simulation (Misra 1986 ). The principal benefit of our modeling methodology is that it is independent of the underlying simulation mechanism. In particular, it is possible to change the underlying simulation execution mechanism without altering the models. This allows us t o compare the performance of various discrete event simulation mechanisms directly and quantitatively.
We have developed a simulation environment that supports four execution mechanisms:
1. traditional (event-list driven) discrete event simulation, 2. a distributed simulation mechanism using multiple, synchronized event lists,
3.
Chandy-Misra distributed discrete event simulation (Misra 1986, Chandy and Misra 1987) , and 4. Virtual Time based distributed discrete event simulation using the time warp mechanism (Jefferson 1985 , Jefferson et al. 1987 .
is possible t o directly and quantitatively compare the performance of various methods proposed for deadlock avoidance.
We also present an approach to dea.dlock avoidance in Chandy-Misra distributed simulation that relies on the programmer to explicitly control the behavior of the underlying execution mechanism based on a higher level understanding of the system being simulated. We show below that it is possible in some cases to avoid deadlock without increasing the number of messages that need t o be sent.
MODELING METHODOLOGY
In this section we describe a modeling methodology that permits the use of different execution mechanisms. This methodology is based on the Chandy-Misra distributed discrete event simulation in that the real world system is decomposed into a network of interacting physical processes that are modeled by general state machines (Misra 1986 ). The principal advantage of this methodlology is that it is independent of the underlying execution mechanism and the same simulation can be performed using various different execution mechanisms without modification.
The real-world system to be simulated is modeled as a static network of physical processes that periodically exchange information a t discrete points in time. Each such exchange of information is called an event. Such networks are simulated by a collection of logical processes that exchange messages. Each message carriies the information associated with an event and the time at which the event is t o have occurred.
Logical processes are simply general state machines. The state of a logical process may change in response to the occurrence of an event. A logical process may create other events in response to an event. The description of the state and the behavior of a logical process is callled a model. Thus, logical processes are instantiations of models.
A model is simply a combined state-trmsition and output event specification. A model specifies the next state and the output events that occur in response t o a given input event or event combination. (An event combination is a collection of input events having the same time stamp.) 2.1. The Yaddes Language 1.1. Deadlock Avoidance A difficult problem in distributed discrete event sirnulaWe have devised a simulation specification language tion is the avoidance of deadlock (Chandy and Misra 1987 M o d e l Specifications: A model specification describes a class of physical processes. This description includes a specification of the number and names of the inputs and outputs of the physical process, a state type specification, an initial state value specification, and a list of action specifications. Each action specification consists of a list of input event combinations and a C language statement list. During the simulation, whenever a particular event combination occurs, the associated C language statement list is executed. Typically, the effect of the statements is to change the state and to generate future output events.
The Yaddes translator emits a C language subroutine and a C language type declaration for every model. When the subroutine is invoked by the execution environment and it is provided with a state variable of the specified type, the current value of simulation time, an array of input event values, and an event mask that specifies the input event combination. This subroutine causes the appropriate action statement list to be executed. As a consequence of executing an action statement list, the state variable may be assigned a new value and new events may be generated.
Process Specifications:
A process specification describes a logical process. Logical processes are instantiations of models. Each instance of a model has a unique state with the type given in the model specification.
The Yaddes translator emits a C language variable declaration the type of which is determined by the model state specification. The state variable is initialized to the value given in the model specification.
Connect ion Specifications : Connect ion specificat ions are used to establish connections between the outputs and inputs of logical processes. Note that all connections are static. Each input to a process must be connected to exactly one output (unity fan-in). Each output from a process may be connected to several inputs (unlimited fan-out) or to none at all.
The Yaddes translator constructs a connection table for every output of each logical process. This table lists the inputs of logical processes to which the output is connected.
Example: Logic Simulation -Exclusive-OR Circuit
An example to illustrate the syntax of a Yaddes specification is shown in Figure 1 . The system in this example is a logic network consisting of four NAND gates that implement the exclusive-OR function. The model called TwoInputNand describes the behavior of a NAND gate. TwoInputNand has two inputs called in0 and In1 and a single output called out. TwoInputNand has two state variables called Input0 and lnputl. These variables record the logic level (0 or 1) on the corresponding inputs.
The TwoInputNand model has an lnltlal action and three event combination actions. The event combinations are (i) an event occurred on input ino, (ii) an event occurred on input lnl, and (iii) simultaneous events A sequence of C language statements is associated with each event combination. Certain metavariables are available for use within the C language statement lists. Metavariables begin with the symbol $. Associated with each input and output of the model is a metavariable with the same name.
The value of the metavariable is the number of the input or output. Other metavariables include $time which contains the current simulation time and $ e v e n t which is an array containing the values of the input events.
Certain functions are also available for use within the C language statement lists. In this example, the function OUT-PUT is used to cause events on the output of the model. The arguments are (i) an output number, (ii) a (future) time, and (ii) an event value. This function uses the connection tables constructed by the Yaddes translator to send output events to the appropriate logical process inputs.
A total of seven logical processes are declared in Figure 1 . In addition to the four NAND galtes, there are two instances of the ReadFromFlle model and an instance of the Wrlt e T o F l l e model. (The specification of these models has been omitted.)
Special Functions
In this section we describe a number of functions that can be invoked in action statement lists to control the execution of the simulation. The first of these, the OUTPUT function was introduced above. (The NULLOUTPUT function has a similar purpose.) The other functions, IGNORE, DEAC-TIVATE, and ACTIVATE, are associated with the prevention of deadlock in the Chandy-Misra execution mechanism. These functions do not alter the meaning of the simulation specification. I.e., they do not create or destroy events and they do not alter the states of pr'ocesses.
OUTPUT and NULLOUTPUT Functions:
The OUTPUT and NULLOUTPUT functions are used to emit an event on an output of a logical process. These functions require three arguments: (i) ,an output number, (ii) a (future) simulation time, and ('ii) an event value. These functions place an event with 1,he specified parameters on the inputs of the logical processes to which the specified output is connected. (The connec1,ion information is obtained from the connection table for the specified output.)
It should be noted that the operation of the OUTPUT and NULLOUTPUT routines is a function of the simulation environment. For example in the event list environment an OUTPUT simply inserts an event into the future events list while in the Chandy-Misra environment a message must be transferred between processors.
The OUTPUT and NULLOUTPIIT functions are functionally identical in the Chandy-Misra execution environment. In the other execution environments described below, the NUL-LOUTPUT function has no effect. Thus, by using the NUL-LOUTPUT function, it is possible to identify the superfluous events required by the Chandy-Ikfisra execution environment to avoid deadlock.
IGNORE Function:
The IGNORE function is used to dynamically disable an input to a logical process. This function requires two arguments: (i) an input number and (ii) a (future) simulation time. The effect of this function is to inform the execution environment that no input event will occur on the specified input until after the given simulation time. This function is typicalhi used in the prevention of deadlock in the Chandy-Misra distributed discrete event execution environment (discussed below). It has no effect in the other execution environments.
DEACTIVATE Function :
The DEACTIVATE function is used to dynamically disable an input to a logical process.
This function requires one argument: an input number. The effect of this function is to inform the execution environment that, until further notice, no input event will occur on the specified input. This function is typically used in the prevention of deadlock in the Chandy-Misra distributed discrete event execution environment (discussed below). It has no effect in the other execution environments.
ACTIVATE Function:
The ACTIVATE function is used to dynamically enable an input to a logical process previously disabled using, the DEACTIVATE function. This function is typically used in the prevention of deadlock in the Chandy-Misra distributed discrete event execution environment (discussed below).
Note that it is the programmer's responsibility to guarantee that the system being simulated is not affected by the use of the IGNORE, DEACTIVATE, and ACTIVATE routines. In particular, it is an error for an event to occur on an IGNOREd or DEACTIVATEd input. The execution environment warns the mer if a message is inadvertently being ignored but will maE.e no attempt to recover.
SIMULATION ENVIRONMENTS
In this section we describe the four execution environments currently supported. As stated above, these execution environments exist in the form of libraries to which compiled Yaddes object modules are linked. Since exactly the same simulation can be executed under different execution mechanisms, a direct and quantitative comparison of the performance of the various mechanisms can be made.
Event List Driven Simulation
The event list (driven simulation environment uses the traditional discrete event simulation mechanism. A single data structure, called the event list, is used to hold future events. Future events are sorted by time. The basic execution cycle involves removing events from the event list, forming event combinat ions, and causing the appropriate logical processes t o perform the action associated with the given input event combintation. When an action invokes the OUT-PUT function, it causes events to be inserted into the future event list.
Multiple, Synchronized Event Lists
The multiple, synchronized event list execution environment is a simple extension of the basic event list mechanism for execution on a multiprocessor. In this mechanism, each processor has its own future event list. In addition, one processor has special status and acts as a global scheduler. The basic execution cycle is somewhat more complex in order to guarantee correct e:tecution on the multiprocessor. First, each processor sends a message to the scheduler indicating the simulation time of the next event on its event list. The scheduler selects the minimum next event time and sends a message to all the processors containing this value. Each processor hap ing this minimum value removes events from its event list. forms event combinations, and invokes the appropriate log.ical processes' actions. When an action invokes the OUTPUT function, it either causes an event to be inserted into the local future event list, or it sends a message to a remote procesor requesting that it insert an event into its future event list. When a processor is finished executing all the actions for a given value of simulation time, it sends a completion message to all its successors indicating that it is done. Finally, the processor waits until it receives a completion message from all its predecessors. (A processor deduces which processors are its successors and predecessors from the output tables). At this point the execution cycle is complete and may begin again.
In this mechanism, each logical process is statically assigned to a processor, This assignment is specified in the Yaddes source. In addition to the information described above, the output tables also contain information that allow the OUTPUT function to determine whether a local or remote event posting is required.
This execution environment currently runs under a single UNIX' process that simulates a multiprocessor environment by multitasking. Since the multitasking system is implemented in one process, a full UNIX context switch is not required to change tasks.
Chandy-Misra Distributed Discrete Event Simulation
In the Chandy-Misra distributed discrete event simulation execution environment each logical process runs as a separate task on a separate processor. In this environment, the logical processes are called Envelopes. A model instantiation is associated with each envelope. Envelopes exchange messages containing events.
The basic execution cycle begins when an envelope receives a message. The envelope buffers messages until an event combination can be formed. (An event combination with simulation time t can only be formed when an envelope has received an event message for each input of its associated model having time t'2t.) When an event combination is formed, the appropriate action is invoked. When an action invokes the OUTPUT function, it causes the envelope to send event messages to the envelopes specified in the output table. This execution environment has the potential for deadlock. We have not yet implemented the deadlock detection/recovery scheme discussed in (Misra 1986 ). We require the simulation programmer to explicitly avoid deadlock.
This execution environment currently runs under a single UNIX process that simulates a multiprocessor environment by multitasking.
Virtual Time based Distributed Discrete Event
Simulation The virtual time based distributed discrete event simulalion mechanism is based on Jefferson's time warp operating system (Jefferson et al. 1987) . As in the Chandy-Misra mechanism, each logical process runs as a separate task on a separate processor and is called an Envelope. A model instantiation is associated with each envelope and envelopes exchange messages containing events.
The basic execution cycle begins when an envelope receives a message. When a message arrives, there are two possibilities -its time stamp is either before or after the current (local) value of simulation time. If its time stamp is after the current time, an input event combination is formed and the appropriate action is invoked. If its time stamp is before the current time, the envelope backs up to the time on the incoming message. This backing-up is facilitated by an elaborate checkpointing mechanism described in (Jeffert UNIX is a trademark of AT&T (Jefferson et al. 1987) . Essentially, an earlier state is restored, input event combinations are rescheduled, and output events are cancelled by sending antimessages.
BENCHMARK SIMULATIONS
In order to evaluate the various execution environments described above, three different systems were simulated. These systems are: an acyclic logic circuit (a 4-bit adder); a cyclic logic circuit (a 4-bit counter); and a cyclic system (the P-Bus -a multiprocessor communication structure). A summary of their characteristics is given in Table 1 and system level diagrams in Figures 2-4 . Based on these simulations, performance metrics were established to compare the potential performance of the execution mechanisms for other simulation problems. It has been our goal to specify reasonable sized, realistic problems which on the surface appear to have a significant amount of parallelism. In section 5 below the performance of these benchmarks is discussed.
Acyclic Logic Simulation -4-bit Binary Adder
This is a simulation of the logic circuit of a 74LS283 4-bit binary adder. This circuit was chosen because it is acyclic, and therefore does not encounter deadlock problems when using the Chandy-Misra distributed discrete event simulation environment. The circuit was simulated for a total of 801 input events. The time between events was such that the outputs of the simulated chip stabilized between events. 
Cyclic Logic Simulation -4-bit Synchronous Counter
This is a simulation of the logic circuit of a 74LS163 4-bit synchronous counter. This circuit was chosen because it is cyclic, and therefore poses a deadlock problem when using the Chandy-Misra distributed discrete event simulation environment. Deadlock was a.voided in this circuit solely through the use of null messages. The circuit was simulated for a total of 211 input events. The time between events was such that the outputs of the simulated chip stabilized between events.
System Simulation -IP-Bus
The P-Bus is a multiprocessor interconnection scheme, originally proposed for use in a tightly coupled multiprocessor FERMTOR (Loucks and 'Vranesic 1980, Rose, Loucks,
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It is composed of a number of stalions (four in this case) each of which has a number of processors (four in this cme) attached to a bus segment. The bus segments are interconnected in a ring fashion. Each bus segment is controlled by a station manager. The operation of the manager is represented as the processes Phi, to Phi, which may be considered as the four phases of a global clock. The other processes, Srci and Sinki, represent exponential service time processes which respond to an input message with an output message with an exponentially distributed random delay. The delay is controlled by a pseudorandom number generatort.
In the implementation of this system several alternatives for deadlock control were investigated. These methods affect the two loops shown in Figure 4 and labeled as a length-two loop and a length-four loop.
In the Chandy-Misra environment, the length-two loop would deadlock immediately without the addition of some deadlock avoidance mechanism. The sink accepts the first message, finishes servicing it at a later time (sending a message to Phi, indicating completion) and then sends no further messages until the next message arrives for that sink. In the interim Phi, is blocked from processing the next t Althougli not discussed above, the Yaddes environiiieiit provides a facility to permit each process to liave one (or more) independent pseudoraniloni number streams. This was found to be necessary to produce reproducible siinulation results under the various different execution inechsnisms. incoming message from Phi,, as not all of its inputs have advanced to an appropriate time. To overcome this problem, three techniques that involve modification of the models were tried. Null Messages: Null messages are sent on every cycle of Phi, to indicate to the sinks that "there is no message at this time," and in response to this each sink responds with "I will not acknowledge a message for a specified time."
Ignore Input Until time x:
The null message scheme, although simple, creates a large number of messages and fails to exploit the programmer's knowledge of the operation of the P-bus. There will be no message from Sinki until there is a message delivered to Sinki. Hence a sink can be IGNOREd if no message is sent to that sink. The effect of using IGNORES is that eight null messages (one to and from each of four sinks) are replaced with four calls to IGNORE for each tick of the global clock.
Deactivate Input: Instead of using repeated IGNORE calls, it is possible to use pairs of DEACTIVATE and ACTIVATE calls to avoid deadlock. This scheme increases efficiency somewhat by reducing the number of repeated subroutine calls.
The latter two alternatives result in an increased state size for the Phiz model as it has to remember the current status of all of its sinks.
The ACTIVATE/DEACTIVATE scheme can also be used to eliminate the null messages in the length-four loop. In this case Phi, is required to predict the operation of the Phi, process in order to selectively deactivate the appropriate source input. This is possible as a result of a more detailed understsanding of the system being modeled, since it is known that each source can have at most one outstanding message, and that once that message is transferred to Phi,, the input from that source can be ignored until that message is ackiiowledged by Phi,.
The effect of these various techniques is given in Table 2 . Note that the use of ACTIVATE/DEACTIVATE pairs in both length-two and length-four loops results in the smallest number of messages. (This is the version discussed in Section 5.)
PERFORMANCE MEASUREMENTS
The benchmark systems described above were run using the 4 run-time environments described in section 2. All of these tests were done using a DEC /rVAX 11' computer system running BSD4.3 UNIX. The distributed execution environments were each run under one UNlX process, which maintained several apparent sub-processes. These subprocesses have a data stack maintained by the main program and pseudo-context switching is accomplished by small assembler routines.
The goal of this performance study thus far has been to examine the communication needs and the potential improvement needed to justify a tightly coupled distributed discrete event simulation system.
Performance Metrics
As a result of running on a uniprocessor only characteristics such as the number of messages can be accurately measured. It is necessary to introduce a time-slice regimen to imitate the operation of a multiprocessor. The time slice regimen clouds any attempt to accurately estimate the potential parallelism for a given system. What can be done quite effectively is to estimate the following.
The additional overhead needed to execute the simulation in the various environments. This has not been easy in the past because the problems had to be represented differently for the different schemes. (E.g., see (Reed, Malony, and McCredie 1988) .)
The parallelism needed to provide any improvement over the sequential simulation.
The performance requirements of the communication structure.
The raw results from the three simulations are given in Tables 4-6 . These results are examined as they relate to the problem simulated in the sections below and in section 5.5 the overall performance of the simulation environments is examined in more detail. Table 3 defines the various performance measures used in Tables 4-6.
The only reliable estimate of the potential for parallel performance is an estimate of the average number of items at the head of the event list with the same time. In the case of the adder and the counter this value is 4.8 indicating that there is slightly more than one operation per bit that can be done. In the case of the P-Bus this number is 4.7 indicating that on average there is slightly more than one activity in progress in each of the four stations. This indicates that the best performance numbers to compare are the single event list, the multiple event list with 4 separate event lists, the Chandy-Misra and the Virtual Time systems. It is also clear from the tables that one event list per process has an enormous overhead associated with synchronizing the event lists while fewer than four event lists fails to capture the average parallelism which is available in the problem.
In tlie performance tables it can be seen that all of the distributed schemes perform (on a uniprocessor) worse than the single event list mechanism. In the sections below we examine tlie parallelism necessary to speed up the distributed mechanisms to make them equal to the single event list. These estimates are very rough and zgnore the added overhead needed to transfer messages to their drstinations. The total execution time of the simulation. The fraction of time spent doing >useful things. This assumes that all non-model time is overhead. This includes such times as the time to add new events to event lists and the time needed to send messages. This is a measure of the parallelism that would be needed to match the speed of the single event list (i.e. the uniprocessor case). This ratio should be viewed as a lower bound on the necessary parallelism as these times ignore communication time, which is discussed in section 5.5. The number of non-overhead messages needed for the simulation. This represents the minimum number of messages needed to run the simulation The number of overhead messages need. This includes the Chandy Misra null messages, the multiple event list synchronization messages and the message;; needed to maintain the Virtual Time system (antimessages, token messages, and messages cancelled by backing-up to an earlier state). The total number of model calls needed for the simulation. The average number of messages sent per model call. In section 5.5 the communication requirements of the various schemes are examined.
Binary Adder
In the adder both the Virtual Time and the ChandyMisra systems require extra model calls when compared to the single event list. These calls result from the null messages needed to synchronize the Chandy-Misra system and the model calls which must be re-executed in the Virtual Time system. In this case only the virtual time mechanism requires a parallelism greater than 4.8 to achieve any speed up over the uniprocessor case. Although tlhere is only some relationship between the number of events with the same time on the single event list and the paraillelism that can be obtained from the virtual time mechanism, this result indicates that to be at all effective (in this case) the virtual time system must discover a significant degree of parallelism not obvious in the problem. It is also worth noting that the multiple event list (with 4 lists) needs approximately the same time to execute as Chandy-Misra even though there is a significantly larger number of messages in the multiple event list structure.
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Sync hronons Count er
The main point of interest in the counter results is that the number of null messages needed to support the ChandyMisra model swamps any potential for parallelism. This is a result of there being no attempt to use IGNORE or DEACTIVATE/ACTIVATE constructs to reduce the need for null messages. The gate models simply forward incoming null messages to the output after an appropriate delay. In this case, that of a very cyclic graph, both the Chandy-Misra and the Virtual Time scheme require a large degree of parallelism just to achieve the same speed as the single event list.
System Simulation -P-Bus
The P-Bus model illustrates the Chandy-Misra model of execution at its best. In this case the number of model calls is the same in both the single event list case and in ChandyMisra. As a result there are fewer messages in the Chandy Misra case than in any of the other distributed schemes with which it is compared.
In the case of this moderately cyclic graph, the inherent parallelism of' 4.7 is sufficient for the distributed schemes to achieve improved performance. 
C o m m e n t s on t h e Communication Requirements for t h e Various Simulation Mechanisms
We have not yet run the distributed simulations on a distributed system (see section 7) and as a result our parallelism measures can only be viewed as estimates. However, we can estimate the required performance of a communication structure to support this intensity of communication. If we assume that all of the communication can be done in parallel with the computation and that we are fortunate enough to partition the problem such that the computation and communication load is evenly distributed (truly an optimistic assumption) then we can calculate the needed transfer time of a message.
T,,/Parallelism
Nmess + Noh -Timefor n single message tranferWhere the Parallelism is the average parallelism factor calculated from the single event list case (4.8 for the adder and the counter and 4.7 for the P-Bus). This calculation also assumes that the interprocessor communication structure is serial in nature (i.e., that there can be at most one message in Lransit at any given time).
The results of this measure indicate that the message passing system would have to pass messages between 95 /(seconds (for the counter in the multiple event list environment) and 420 /(seconds (for the P-Bus in the virtual time environment). Although these are only estimates they indicate that process level distributed simulation should only be attempted if very fast (process to process) messaging times are possible. It is worth noting that the P-Machine (Jager and Loucks 1987, Jager 1987 ) achieves a time of 50 Itseconds for short messages.
C O N C L U S I O N S
We have demonstrated that it is possible to use a unified modeling methodology for distributed discrete event simulation. Although this modeling methodology is based on the Chandy-Misra distributed discrete event simulation mechanism, our simulation performance measurements indicate that this choice of modeling methodology does not favor the Chandy-Misra simulation mechanism.
F U T U R E W O R K
We are now in the process of porting the Yaddes parser and simulation mechanism kernels to a network of APOLLO' workstations connected by an APOLLO token ring. This will allow the direct measurement of the simulation performance as a function of the number of processors. Since our unified modeling methodology supports various different execution mechanisms, we will be able to directly compare them.
It is our intention to use the remote procedure call mechanisms available in Apollo's Network Computing Systemr*' (Apollo 1987) to support the various distributed execution mechanisms. The simulation environment libraries will be written using NIDL (network interface definition language) (Apollo 1987) specifications for the remote procedure call interfaces. 
